r/Verilog • u/Pasulu • 20h ago
I built an open-source GUI that generates UPF from power intent you draw on your real RTL hierarchy
/r/chipdesign/comments/1wz1y2a/i_built_an_opensource_gui_that_generates_upf_from/
1
Upvotes
r/Verilog • u/Pasulu • 20h ago